Subversion Repositories MB01 Project

Rev

Blame | Last modification | View Log | Download | RSS feed

   Address    Value   Field                 Category                                                    Setting                                     

   300001      04   OSC     Oscillator Selection bits              EC oscillator, CLKO function on RA6                                              
                    FCMEN   Fail-Safe Clock Monitor Enable bit     Fail-Safe Clock Monitor disabled                                                 
                    IESO    Internal/External Oscillator Switchover bitOscillator Switchover mode disabled                                              
   300002      18   PWRT    Power-up Timer Enable bit              PWRT enabled                                                                     
                    BOREN   Brown-out Reset Enable bits            Brown-out Reset disabled in hardware and software                                
                    BORV    Brown Out Reset Voltage bits           Minimum setting                                                                  
   300003      1E   WDT     Watchdog Timer Enable bit              WDT disabled (control is placed on the SWDTEN bit)                               
                    WDTPS   Watchdog Timer Postscale Select bits   1:32768                                                                          
   300005      81   CCP2MX  CCP2 MUX bit                           CCP2 input/output is multiplexed with RC1                                        
                    PBADEN  PORTB A/D Enable bit                   PORTB<4:0> pins are configured as digital I/O on Reset                           
                    LPT1OSC Low-Power Timer1 Oscillator Enable bit Timer1 configured for higher power operation                                     
                    MCLRE   MCLR Pin Enable bit                    MCLR pin enabled; RE3 input pin disabled                                         
   300006      01   STVREN  Stack Full/Underflow Reset Enable bit  Stack full/underflow will cause Reset                                            
                    LVP     Single-Supply ICSP Enable bit          Single-Supply ICSP disabled                                                      
                    XINST   Extended Instruction Set Enable bit    Instruction set extension and Indexed Addressing mode disabled (Legacy mode)     
   300008      0F   CP0     Code Protection bit                    Block 0 (000800-001FFFh) not code-protected                                      
                    CP1     Code Protection bit                    Block 1 (002000-003FFFh) not code-protected                                      
   300009      C0   CPB     Boot Block Code Protection bit         Boot block (000000-0007FFh) not code-protected                                   
                    CPD     Data EEPROM Code Protection bit        Data EEPROM not code-protected                                                   
   30000A      0F   WRT0    Write Protection bit                   Block 0 (000800-001FFFh) not write-protected                                     
                    WRT1    Write Protection bit                   Block 1 (002000-003FFFh) not write-protected                                     
   30000B      E0   WRTC    Configuration Register Write Protection bitConfiguration registers (300000-3000FFh) not write-protected                     
                    WRTB    Boot Block Write Protection bit        Boot block (000000-0007FFh) not write-protected                                  
                    WRTD    Data EEPROM Write Protection bit       Data EEPROM not write-protected                                                  
   30000C      0F   EBTR0   Table Read Protection bit              Block 0 (000800-001FFFh) not protected from table reads executed in other blocks 
                    EBTR1   Table Read Protection bit              Block 1 (002000-003FFFh) not protected from table reads executed in other blocks 
   30000D      40   EBTRB   Boot Block Table Read Protection bit   Boot block (000000-0007FFh) not protected from table reads executed in other blocks