Blame | Last modification | View Log | Download | RSS feed
|| FILE: #0169.PLD
|| PROJ: 20170602
|| PART: G16V8-#0169
||
|| DEV : GAL16V8
||
|| DESC: I/O DECODER
||
|
|GAL16V8A
|
|| INPUT
| 1:A2, 2:A3, 3:A4, 4:A5, 5:A6, 6:A7, 7:IO, 8:PHI2, 9:RW, 11:PHI0,
|| OUTPUT
| 12:VIA, 13:TLC, 14:ACIA, 15:RD, 16:WE, 17:URD, 18:UWR, 19:EN
|
||
| ACTIVE-LOW: VIA, TLC, ACIA, RD, WE, URD
|
| PROPERTY: "SIMPLE"
|
| SIGNATURE: "0169 "
|
|| VIA = FC10 - FC1F
| VIA = (IO' & A7' & A6' & A5' & A4)
|| TLC = FC20 - FC27
| TLC = (IO' & A7' & A6' & A5 & A4' & A3')
|| ACIA = FC28 - FC2B
| ACIA = (IO' & A7' & A6' & A5 & A4' & A3 & A2')
|| UM245R = FC2C - FC2F
| UM = (IO' & A7' & A6' & A5 & A4' & A3 & A2)
|| READ/WRITE UM245R PORT
| URD = (UM & PHI2 & RW)
| UWR = (UM & PHI2 & RW')
|| RD/WE
| RD = (PHI2 & RW)
| WE = (PHI0 & RW')
|| DATA BUS ENABLE SIGNAL
| EN = (PHI2 # PHI0)