Blame | Last modification | View Log | Download | RSS feed
|| FILE: #9006.PLD|| PROJ: 20130517|| PART: G16V8-#9006|||| DEV : GAL16V8|||| DESC: DPRAM CONTROL||||GAL16V8A||| INPUT| 1:A10, 2:A11, 3:A12, 4:CX1, 5:RW, 6:PHI2, 7:RES, 8:WP, 9:REN, 11:X,|| OUTPUT| 12:RAMN, 13:CE0, 14:CE1, 15:CE2, 16:Y, 17:VRMN, 18:RS, 19:INH|||| ACTIVE-LOW: CE0, CE1, CE2, RAMN, VRMN|| PROPERTY: "SIMPLE"|| SIGNATURE: "9006 "||| --------------------------------------------------------|| RAM0, RAM1, RAM2| RAM0 = (CX1' & A12' & A11')| RAM1 = (CX1' & A12' & A11)| RAM2 = (CX1' & A12 & A11' & A10')| VRAM = (RAM0 # RAM1 # RAM2)| CE0R = (RAM0 & RW & PHI2)| CE0W = (RAM0 & RW' & REN')| CE1R = (RAM1 & RW & PHI2)| CE1W = (RAM1 & RW' & REN')| CE2R = (RAM2 & RW & PHI2)| CE2W = (RAM2 & RW' & REN')| CE0 = (CE0R # CE0W)| CE1 = (CE1R # CE1W)| CE2 = (CE2R # CE2W)| INH = (VRAM & RW' & REN')| RAMN = ((VRAM & RW & PHI2) # (VRAM & RW' & WP))| Y = X| VRMN = (VRAM & RW')| RS = RES