Blame | Last modification | View Log | Download | RSS feed
|| FILE: #0155.PLD
|| PROJ: 20120600
|| PART: G16V8-#0155
||
|| DEV : GAL16V8
||
|| DESC: DECODER ATA 0/1
||
|
|GAL16V8
|
|| INPUT
| 1:A0, 2:A1, 3:A2, 4:A3, 5:RW, 6:PHI2, 7:ATA, 8:EN, 9:WA, 11:PHI0,
|| OUTPUT
| 12:HWO, 13:HWC, 14:GA, 15:IOR, 16:IOW, 17:CS0, 18:CS1, 19:HRD
|
| ACTIVE-LOW: HWC, HWO, HRD, CS0, CS1, GA, IOR, IOW
|
| PROPERTY:"SIMPLE"
|
| SIGNATURE: "0155 "
|
|| --------------------------------------------------------
|| INDIRIZZO I/O ATA
| IOA = (ATA')
|| --------------------------------------------------------
|| ATAA => XXX0 - XXX7
| ATAA = (IOA & A3')
|| ATAB => XXXE - XXXF
| ATAB = (IOA & A3 & A2 & A1)
|| REGISTRO HIGH DATA ATA => XXXC
| HDA0 = (IOA & A3 & A2 & A1' & A0')
|| REGISTRO DATI 16 BIT ATA => XXX0
| RDR0 = (ATAA & A2' & A1' & A0')
|| --------------------------------------------------------
|| CONTROLLO ATA
|| CS0 => XXX0 - XXX7
| CS0 = ATAA
|| CS1 => XXXE - XXXF
| CS1 = ATAB
| ATAX = (ATAA # ATAB)
| GA = ATAX
|| --------------------------------------------------------
|| SEGNALI ATA IOR, IOW
|| IOR, IOW SINCRONIZZATI CON PHI2 (WA = 1)
| RD1 = (ATAX & WA & RW & PHI2)
| WR1 = (ATAX & WA & RW' & PHI0)
|| IOR, IOW SINCRONIZZATI CON EN (WA = 0)
| RD2 = (ATAX & WA' & RW & EN)
| WR2 = (ATAX & WA' & RW' & EN)
| IOR = (RD1 # RD2)
| IOW = (WR1 # WR2)
|| --------------------------------------------------------
|| CONTROLLO REGISTRO HIGH ATA
|| HWC => WRITE XXXC (comando clock)
| HWC = (HDA0 & RW' & PHI0)
|| HRD => READ XXXC
| HRD = (HDA0 & RW)
|| HWO => WRITE REG. ATA XXX0 (8 bit alti)
| HWO = (RDR0 & RW')