Blame | Last modification | View Log | Download | RSS feed
|| FILE: #0152.PLD
|| PROJ: 20120600
|| PART: G16V8-#0152
||
|| DEV : GAL16V8
||
|| DESC: RDY CPU CONTROL
||
|
|GAL16V8A
|
|| INPUT
| 1:WAIT, 2:PHI2, 3:RDY0, 4:RDY1, 5:RDY2, 6:RDY3, 7:RDY4, 8:RDY5, 9:RDY6,
| 11:RDY7, 12:RDY8N, 13:RDY9, 14:RDY10,
|| OUTPUT
| 15:BRDY, 16:P2, 17:J, 18:PHI2N, 19:K
|
||
| ACTIVE-LOW: J, PHI2N
|
| PROPERTY: "SIMPLE"
|
| SIGNATURE: "0152 "
|
| RDYA = (RDY0 & RDY1 & RDY2 & RDY3 & RDY4)
| RDYB = (RDY5 & RDY6 & RDY7 & RDY8N' & RDY9 & RDY10)
| BRDY = (RDYA & RDYB)
| P2 = PHI2
|| --------------------------------------------------------
|| SEGNALI COMANDO FLIP-FLOP WAIT
| PHI2N = PHI2
|| COMANDO J,K
| DATA = (RDY8N # WAIT)
| J = DATA
| K = DATA