Subversion Repositories MB01 Project

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 - 1
OrCAD LOGIC COMPILER  v2.01 N 12/09/94  (Source file .\PLD\#0010.PLD)
2
 
3
  1  ||	FILE:	#0010.PLD
4
  2  ||	PROJ:	20120608
5
  3  ||	PART:	G16V8-#0010
6
  4  ||
7
  5  ||	DEV :	GAL16V8
8
  6  ||
9
  7  || 	DESC:	ACIA CONTROL
10
  8  ||
11
  9  |
12
 10  |GAL16V8A
13
 11  |
14
 12  || INPUT
15
 13  |  1:DTR, 2:RS, 3:TRM, 4:PHI2, 5:WS, 6:ACIA, 7:EN, 8:RDY, 9:SE, 11:-,
16
 14  || OUTPUT
17
 15  |  12:G, 13:CS, 14:TA, 15:TB, 16:TXE, 17:J, 18:PHI2N, 19:K
18
 16  |
19
 17  ||
20
 18  |  ACTIVE-LOW: G, CS, J, PHI2N
21
 19  |
22
 20  |  PROPERTY: "SIMPLE"
23
 21  |
24
 22  |  SIGNATURE: "0010    "
25
 23  |
26
 24  || --------------------------------------------------------
27
 25  || ABILITA TX RS485
28
 26  |  TXE = (RS' & DTR')
29
 27  |  TA = TRM
30
 28  |  TB = TRM
31
 29  ||
32
 30  || --------------------------------------------------------
33
 31  || --------------------------------------------------------
34
 32  || SEGNALI COMANDO FLIP-FLOP WAIT
35
 33  |  PHI2N = PHI2
36
 34  || ABILITAZIONE WAIT
37
 35  |  WTX  = (ACIA' & WS')
38
 36  || COMANDO J,K
39
 37  |  DATA = (RDY # WTX')
40
 38  |  J    = DATA
41
 39  |  K    = DATA
42
 40  ||
43
 41  || --------------------------------------------------------
44
 42  |  ACIAA = (ACIA' & WS  & PHI2)		|| NO WAIT
45
 43  |  ACIAB = (ACIA' & WS' & EN)		|| WAIT
46
 44  |  CS = (ACIAA # ACIAB)
47
 45  ||
48
 46  || --------------------------------------------------------
49
 47  |  GX = (ACIA' & SE)
50
 48  |  GA = (ACIAA & SE')
51
 49  |  GB = (ACIAB & SE')
52
 50  |  G = (GX # GA # GB)
53
 
54
 
55
 
56
I201  No warnings.
57
58
 
59
 
60
I203  Memory usage 80K
61
I204  Elapsed time 1 second
62
OrCAD DEVICE FITTER  v2.01   12/09/94  (Source file .\PLD\#0010.PLA)
63
 
64
I289  Simple GAL architecture selected.
65
 
66
67
 
68
 
69
 
70
71
 
72
73
 
74
75
 
76
77
 
78
79
 
80
                  17   ACIA
81
 
82
83
K                  0   WS
84
                   1   ACIA
85
 
86
87
CS                48   PHI2  WS  ACIA'
88
                  49   WS' ACIA' EN
89
 
90
G                 56   PHI2  WS  ACIA' SE'
91
                  57   WS' ACIA' EN  SE'
92
 
93
94
95
96
 
97
 
98
 
99
 
100
101
  1.     DTR             2        -    -    -        High    (Clock)
102
  2.     RS              0        -    -    -        High
103
  3.     TRM             4        -    -    -        High
104
 
105
  5.     WS             12        -    -    -        High
106
  6.     ACIA           16        -    -    -        High
107
  7.     EN             20        -    -    -        High
108
  8.     RDY            24        -    -    -        High
109
  9.     SE             28        -    -    -        High
110
 11.     -              30        -    -    -                (Enable)
111
 12.     G              27       56    8    3        Low
112
 13.     CS             23       48    8    2        Low
113
 14.     TA             18       40    8    1        High
114
 15.     TB              0       32    8    1        High
115
 16.     TXE             0       24    8    1        High
116
 17.     J              15       16    8    3        Low
117
 18.     PHI2N          11        8    8    1        Low
118
 19.     K               6        0    8    3        High
119
                                    ---- ----
120
                                      64   15  (23%)
121
122
123
I200  No fatal errors found in source code (device phase).
124
I201  No warnings.
125
 
126
 
127
OrCAD DEVICE
128
Type:       GAL16V8
129
 
130
 
131
 
132
L0000 11 11 11 11 11 11 01 11 11 11 11 11 11 11 11 11 *
133
L0032 11 11 11 11 11 11 11 11 01 11 11 11 11 11 11 11 *
134
L0064 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 *
135
L0256 11 11 11 11 01 11 11 11 11 11 11 11 11 11 11 11 *
136
L0512 11 11 11 11 11 11 01 11 11 11 11 11 11 11 11 11 *
137
L0544 11 11 11 11 11 11 11 11 01 11 11 11 11 11 11 11 *
138
L0576 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 *
139
L0768 10 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
140
L1024 11 11 01 11 11 11 11 11 11 11 11 11 11 11 11 11 *
141
L1280 11 11 01 11 11 11 11 11 11 11 11 11 11 11 11 11 *
142
L1536 11 11 11 11 01 11 01 11 10 11 11 11 11 11 11 11 *
143
L1568 11 11 11 11 11 11 10 11 10 11 01 11 11 11 11 11 *
144
L1792 11 11 11 11 01 11 01 11 10 11 11 11 11 11 10 11 *
145
L1824 11 11 11 11 11 11 10 11 10 11 01 11 11 11 10 11 *
146
L1856 11 11 11 11 11 11 11 11 10 11 11 11 11 11 01 11 *
147
L2048 10 01 11 00 00 11 00 00 00 11 00 00 00 11 00 01 *
148
L2080 00 11 00 00 00 10 00 00 00 10 00 00 00 10 00 00 *
149
L2112 00 10 00 00 00 00 00 00 11 11 11 11 11 11 11 11 *
150
L2144 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
151
L2176 11 11 11 11 11 11 11 11 10 *
152
C438B*
153
154
I202  7/5/12  7:51 pm  (Thursday)
155
I203  Memory usage 5K
156
I204  Elapsed time 1 second
157