Subversion Repositories MB01 Project

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 - 1
||	FILE:	#0007.PLD
2
||	PROJ:	20120605
3
||	PART:	G26CV12-#0007
4
||
5
||	DEV :	GAL26CV12
6
||
7
|| 	DESC:	DECODER MEMORIA DI SISTEMA
8
||
9
|
10
|GAL26CV12
11
|
12
|| INPUT
13
|  1:MA19, 2:MA20, 3:CS0, 4:CS2, 5:CS3, 6:CSF, 8:CX1, 9:PHI0, 10:RW,
14
| 11:PHI2, 12:MW0, 13:-, 14:-, 28:CPU,
15
|| OUTPUT
16
|  15:G, 16:CE0, 17:CE2, 18:CE3, 19:CEF, 20:WE, 22:RD, 23:CE4,
17
|  24:CE5, 25:CE6, 26:CE7, 27:CE8
18
|
19
| ACTIVE-LOW: G, CE0, CE2, CE3, CEF, WE, RD, CE4, CE5, CE6, CE7, CE8
20
|
21
|
22
| SIGNATURE: "0007    "
23
|
24
||
25
|| BUFFER 2MB - ABILITATO DA /CX1
26
|  CE4 = (CX1' & PHI2 & MA20' & MA19')
27
|  CE5 = (CX1' & PHI2 & MA20' & MA19)
28
|  CE6 = (CX1' & PHI2 & MA20  & MA19')
29
|  CE7 = (CX1' & PHI2 & MA20  & MA19)
30
||
31
|| RAM 512K PER CPU 8 BIT - ABILITATA DA /CS0
32
|  CE8 = (CS0' & PHI2 & CPU')
33
||
34
|| RAM 128K PER CPU 16 BIT - ABILITATA DA /CS0
35
|  CE0 = (CS0' & PHI2 & CPU)
36
||
37
|| RAM 128K - ABILITATE DA /CS2 e /CS3
38
|  CE2 = (CS2' & PHI2)
39
|  CE3 = (CS3' & PHI2)
40
||
41
|| FLASH 512K (16 bit) / 256K (8 bit - A18 = 0) ABILITATA DA /CSF
42
|  CEF = (CSF' & PHI2)
43
||
44
|| BUFFER DATI
45
|  MS = (CS0' # CS2' # CS3' # CSF' # CX1')
46
|  G = MS
47
||
48
|| READ & WRITE ENABLE
49
|  RD  = (MS & PHI2 & RW)
50
|  WRA = (MS & PHI2 & RW' & MW0)
51
|  WRB = (MS & PHI0 & RW' & MW0')
52
|  WE  = (WRA # WRB)