Subversion Repositories MB01 Project

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 - 1
||	FILE:	#0160.PLD
2
||	PROJ:	20120600
3
||	PART:	G16V8-#0160
4
||
5
||	DEV :	GAL16V8
6
||
7
|| 	DESC:	VDC CONTROL
8
||
9
|
10
|GAL16V8A
11
|
12
|| INPUT
13
|  1:VDC, 2:PHI2, 3:RW, 4:PHI0, 5:-, 6:WV, 7:EN2, 8:S0, 9:F16, 11:S16,
14
|  12:F20, 13:S1, 14:SX,
15
|| OUTPUT
16
|  15:CS0, 16:CS1, 17:DCLK, 18:M16, 19:M20
17
|
18
| ACTIVE-LOW: CS0
19
|
20
| PROPERTY:"SIMPLE"
21
|
22
| SIGNATURE: "0160    "
23
|
24
|| --------------------------------------------------------
25
|| SELEZIONE DCLK PER MOS8563 (S16=0 ->16MHz, S16=1->20MHz)
26
|  DCLK = ((S16 & F20) # (S16' & F16))
27
|  M16 = F16
28
|  M20 = F20
29
|| --------------------------------------------------------
30
|| ABILITAZIONE MOS8563
31
|  VDCA = VDC'
32
|| --------------------------------------------------------
33
|| ABILITAZIONE MOS8563 (VDC, WAIT -> WV)
34
|| CICLO READ
35
||  VR1  = (VDCA & WV  & RW  & PHI2)
36
||  VR2  = (VDCA & WV' & RW  & EN2)
37
||  VR1  = (VDCA & WV  & RW)
38
||  VR2  = (VDCA & WV' & RW)
39
|  VR1  = (VDCA & WV  & RW  & PHI2 & S0)
40
|  VR2  = (VDCA & WV' & RW  & EN2)
41
|  VR3  = (VDCA & WV  & RW  & PHI0 & S0')
42
 
43
|| CICLO WRITE SINCRONIZZATO CON PHI2 (S0 = 1)
44
|  VW1  = (VDCA & WV  & RW' & PHI2 & S0)
45
|  VW2  = (VDCA & WV' & RW' & EN2  & S0)
46
|| CICLO WRITE SINCRONIZZATO CON PHI0 (S0 = 0)
47
||  VW3  = (VDCA & WV  & RW' & PHI0 & S0')
48
||  VW4  = (VDCA & WV' & RW' & EN0  & S0')
49
|  VW3  = (VDCA & WV  & RW' & PHI0 & S0')
50
||  VW4  = (VDCA & WV' & RW' & EN2  & S0')
51
||
52
|| ABILITAZIONE VDC
53
|  VDCB = (VR1 # VR2 # VR3 # VW1 # VW2 # VW3)
54
|| S1 = 1 -> /CS0 QUALIFICATO CON PHI2,EN
55
||            CS1 = 1       SE SX = 1
56
||            CS1 = VDCA    SE SX = 0
57
|  CS0A = (VDCB & S1)
58
|  CS1A = (VDCA & S1 & SX')
59
|  CS1X = (S1 & SX)
60
|| S1 = 0 ->  CS1 QUALIFICATO CON PHI2,EN
61
||           /CS0 = 0       SE SX = 1
62
||           /CS0 = /VDC    SE SX = 0
63
|  CS1B = (VDCB & S1')
64
|  CS0B = (VDCA & S1' & SX')
65
|  CS0X = (S1' & SX)
66
|  CS0  = (CS0A # CS0B # CS0X)
67
|  CS1  = (CS1A # CS1B # CS1X)
68
||  CS0  = (CS0A # CS0X)
69
||  CS1  = (CS1A # CS1X)