Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1 | - | 1 | OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#0169.PLD) |
2 | |||
3 | 1 || FILE: #0169.PLD |
||
4 | 2 || PROJ: 20170602 |
||
5 | 3 || PART: G16V8-#0169 |
||
6 | 4 || |
||
7 | 5 || DEV : GAL16V8 |
||
8 | 6 || |
||
9 | 7 || DESC: I/O DECODER |
||
10 | 8 || |
||
11 | 9 | |
||
12 | 10 |GAL16V8A |
||
13 | 11 | |
||
14 | 12 || INPUT |
||
15 | 13 | 1:A2, 2:A3, 3:A4, 4:A5, 5:A6, 6:A7, 7:IO, 8:PHI2, 9:RW, 11:PHI0, |
||
16 | 14 || OUTPUT |
||
17 | 15 | 12:VIA, 13:TLC, 14:ACIA, 15:RD, 16:WE, 17:URD, 18:UWR, 19:EN |
||
18 | 16 | |
||
19 | 17 || |
||
20 | 18 | ACTIVE-LOW: VIA, TLC, ACIA, RD, WE, URD |
||
21 | 19 | |
||
22 | 20 | PROPERTY: "SIMPLE" |
||
23 | 21 | |
||
24 | 22 | SIGNATURE: "0169 " |
||
25 | 23 | |
||
26 | 24 || VIA = FC10 - FC1F |
||
27 | 25 | VIA = (IO' & A7' & A6' & A5' & A4) |
||
28 | 26 || TLC = FC20 - FC27 |
||
29 | 27 | TLC = (IO' & A7' & A6' & A5 & A4' & A3') |
||
30 | 28 || ACIA = FC28 - FC2B |
||
31 | 29 | ACIA = (IO' & A7' & A6' & A5 & A4' & A3 & A2') |
||
32 | 30 || UM245R = FC2C - FC2F |
||
33 | 31 | UM = (IO' & A7' & A6' & A5 & A4' & A3 & A2) |
||
34 | 32 || READ/WRITE UM245R PORT |
||
35 | 33 | URD = (UM & PHI2 & RW) |
||
36 | 34 | UWR = (UM & PHI2 & RW') |
||
37 | 35 || RD/WE |
||
38 | 36 | RD = (PHI2 & RW) |
||
39 | 37 | WE = (PHI0 & RW') |
||
40 | 38 || DATA BUS ENABLE SIGNAL |
||
41 | 39 | EN = (PHI2 # PHI0) |
||
42 | |||
43 | |||
44 | |||
45 | I201 No warnings. |
||
46 | |||
47 | |||
48 | |||
49 | I203 Memory usage 79K |
||
50 | I204 Elapsed time 1 second |
||
51 | OrCAD DEVICE FITTER v2.01 12/09/94 (Source file .\PLD\#0169.PLA) |
||
52 | |||
53 | I289 Simple GAL architecture selected. |
||
54 | |||
55 | |||
56 | |||
57 | |||
58 | |||
59 | |||
60 | |||
61 | |||
62 | |||
63 | |||
64 | |||
65 | |||
66 | |||
67 | |||
68 | |||
69 | |||
70 | |||
71 | |||
72 | |||
73 | |||
74 | |||
75 | 1 PHI0 |
||
76 | |||
77 | |||
78 | |||
79 | |||
80 | |||
81 | |||
82 | |||
83 | |||
84 | 1. A2 2 - - - High (Clock) |
||
85 | 2. A3 0 - - - High |
||
86 | 3. A4 4 - - - High |
||
87 | |||
88 | 5. A6 12 - - - High |
||
89 | 6. A7 16 - - - High |
||
90 | 7. IO 20 - - - High |
||
91 | 8. PHI2 24 - - - High |
||
92 | 9. RW 28 - - - High |
||
93 | 11. PHI0 30 - - - High (Enable) |
||
94 | 12. VIA 27 56 8 1 Low |
||
95 | 13. TLC 23 48 8 1 Low |
||
96 | 14. ACIA 19 40 8 1 Low |
||
97 | 15. RD 1 32 8 1 Low |
||
98 | 16. WE 1 24 8 1 Low |
||
99 | 17. URD 15 16 8 1 Low |
||
100 | 18. UWR 10 8 8 1 High |
||
101 | 19. EN 6 0 8 2 High |
||
102 | ---- ---- |
||
103 | 64 9 (14%) |
||
104 | |||
105 | |||
106 | I200 No fatal errors found in source code (device phase). |
||
107 | I201 No warnings. |
||
108 | |||
109 | |||
110 | OrCAD DEVICE |
||
111 | Type: GAL16V8 |
||
112 | |||
113 | |||
114 | |||
115 | L0000 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 * |
||
116 | L0032 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 * |
||
117 | L0256 01 01 10 11 01 11 10 11 10 11 10 11 01 11 10 11 * |
||
118 | L0512 01 01 10 11 01 11 10 11 10 11 10 11 01 11 01 11 * |
||
119 | L0768 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 01 * |
||
120 | L1024 11 11 11 11 11 11 11 11 11 11 11 11 01 11 01 11 * |
||
121 | L1280 01 10 10 11 01 11 10 11 10 11 10 11 11 11 11 11 * |
||
122 | L1536 10 11 10 11 01 11 10 11 10 11 10 11 11 11 11 11 * |
||
123 | L1792 11 11 01 11 10 11 10 11 10 11 10 11 11 11 11 11 * |
||
124 | L2048 11 00 00 00 00 11 00 00 00 11 00 01 00 11 01 10 * |
||
125 | L2080 00 11 10 01 00 10 00 00 00 10 00 00 00 10 00 00 * |
||
126 | L2112 00 10 00 00 00 00 00 00 11 11 11 11 11 11 11 11 * |
||
127 | L2144 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
128 | L2176 11 11 11 11 11 11 11 11 10 * |
||
129 | C2AAF* |
||
130 | |||
131 | I202 1/17/18 8:32 am (Wednesday) |
||
132 | I203 Memory usage 6K |
||
133 | I204 Elapsed time 1 second |
||
134 |