Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | - | 1 | || FILE: #0050.PLD |
| 2 | || PROJ: 20120601 |
||
| 3 | || PART: G22V10-#0050 |
||
| 4 | || |
||
| 5 | || DEV : GAL22V10 |
||
| 6 | || |
||
| 7 | || DESC: MASTER CLOCK |
||
| 8 | || |
||
| 9 | | |
||
| 10 | |GAL22V10 |
||
| 11 | | |
||
| 12 | || INPUT |
||
| 13 | | 1:CLK, 2:PD, 3:F2, 4:S0, 5:VPA, 6:VDA, 7:RES, 8:P2IN, 9:P1IN, 10:P0IN, |
||
| 14 | | 11:P4IN, 13:RDY, |
||
| 15 | || OUTPUT |
||
| 16 | | 14:P2O, 15:Q0, 16:Q1, 17:Q2, 18:VMA, 19:ALE, 20:GOE, |
||
| 17 | | 21:PHI1, 22:PHI0, 23:P4O |
||
| 18 | | |
||
| 19 | | ACTIVE-LOW: VMA |
||
| 20 | | |
||
| 21 | | SIGNATURE: "0050 " |
||
| 22 | | |
||
| 23 | || P2O -> CLOCK 02 CPU |
||
| 24 | || CONNETTERE P0IN CON PHI0 |
||
| 25 | || CONNETTERE P1IN CON PHI1 |
||
| 26 | || CONNETTERE P4IN CON P4O |
||
| 27 | || |
||
| 28 | || Q0 = 8M, Q1 = 4M, Q2 = 2M |
||
| 29 | | Q[2..0] = CLK // Q[2..0] + 1 |
||
| 30 | | A = Q2 & F2' || 2MHz |
||
| 31 | | B = Q1 & F2 || 4MHz |
||
| 32 | | PHI0 = (A # B) || FASE 0 |
||
| 33 | | P4O = P0IN || FASE 0 RITARDATA |
||
| 34 | || P0IN -> FASE 0 RITARDO T (PD = 1) |
||
| 35 | || P4IN -> FASE 0 RITARDO 2T (PD = 0) |
||
| 36 | | P2O = ((P0IN & PD) # (P4IN & PD')) |
||
| 37 | | PHI1 = P2IN' || FASE 1 RITARDATA RISPETTO A PHI2 |
||
| 38 | | VMA = ((VDA & RES) # (VPA & RES)) |
||
| 39 | | ALE = (RDY & P0IN' & P2IN') |
||
| 40 | | DBEA = (RDY & P2IN' & S0) |
||
| 41 | | DBEB = (RDY & P1IN & S0') |
||
| 42 | | GOE = (DBEA # DBEB) |