WebSVN – MB01 Project – Blame – /trunk/gal/20130517-MB01-VGA/PLD/#9005.LST

Rev	Author	Line No.	Line
1	-	1	OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#9005.PLD)
		2
		3	1 \|\| FILE: #9005.PLD
		4	2 \|\| PROJ: 20130517
		5	3 \|\| PART: G20V8-#9005
		6	4 \|\|
		7	5 \|\| DEV : GAL20V8
		8	6 \|\|
		9	7 \|\| DESC: I/O DECODER & CONTROL
		10	8 \|\|
		11	9 \|
		12	10 \|GAL20V8A
		13	11 \|
		14	12 \|\| INPUT
		15	13 \| 1:A1, 2:A2, 3:A3, 4:A4, 5:A5, 6:A6, 7:A7, 8:IO0, 9:RW, 10:PHI2,
		16	14 \| 11:EN, 13:RDYN, 14:RAMN, 23:-,
		17	15 \|\| OUTPUT
		18	16 \| 22:DBE, 21:VDC, 20:PIA, 19:WFF, 18:CRD, 17:CWE, 16:RD, 15:WIO
		19	17 \|
		20	18 \| SIGNATURE: "9005 "
		21	19 \|
		22	20 \| ACTIVE-LOW: DBE, VDC, PIA, WFF, CRD, CWE, RD, WIO
		23	21 \|
		24	22 \| PROPERTY: "SIMPLE"
		25	23 \|
		26	24 \|\| --------------------------------------------------------
		27	25 \|\| IO SELECT => FF70-FF77 (65C02) - FC70-FC77 (65C816)
		28	26 \| IOS = (IO0' & A7' & A6 & A5 & A4 & A3')
		29	27 \|\| R6545/HD6445 => FF70-FF71 / FC70-FC71
		30	28 \| CRTC = (IOS & A2' & A1')
		31	29 \|\| REGISTRO WRITE ONLY => FF72
		32	30 \| WREG = (IOS & A2' & A1 & RW')
		33	31 \|\| PIA 65C21 => FF74-FF77 / FC74-FC77
		34	32 \| PIAS = (IOS & A2)
		35	33 \|\| RD => segnale OE per RAM
		36	34 \| RD = (RW & PHI2)
		37	35 \|\| CRD, CWE => segnali read,write per HD6545 (qualificati con EN)
		38	36 \| CRD = (CRTC & RW & EN)
		39	37 \| CWE = (CRTC & RW' & EN)
		40	38 \|\| ABILITAZIONE CRTC e PIA
		41	39 \| PIA = PIAS
		42	40 \| VDC = CRTC
		43	41 \|\| CLOCK per registro FF
		44	42 \| WFF = (WREG & RDYN)
		45	43 \|\| SEGNALE WAIT I/O
		46	44 \| WIO = (CRTC # WREG)
		47	45 \|\| SEGNALE ABILITAZIONE 74x245
		48	46 \| DBEIO = ((CRTC & EN) # (WREG & (EN # RDYN)) # (PIAS & PHI2))
		49	47 \| DBEM = RAMN'
		50	48 \| DBE = (DBEIO # DBEM)
		51
		52
		53
		54	I201 No warnings.
		55
		56
		57
		58	I203 Memory usage 84K
		59	I204 Elapsed time 1 second
		60	OrCAD DEVICE FITTER v2.01 12/09/94 (Source file .\PLD\#9005.PLA)
		61
		62	I289 Simple GAL architecture selected.
		63
		64
		65
		66
		67
		68
		69
		70
		71
		72
		73
		74
		75
		76
		77
		78
		79
		80	57 A1' A2' A3' A4 A5 A6 A7' IO0'
		81
		82	WFF 24 A1 A2' A3' A4 A5 A6 A7' IO0' RW' RDYN
		83
		84
		85	1 A1 A2' A3' A4 A5 A6 A7' IO0' RW' RDYN
		86
		87	3 A2 A3' A4 A5 A6 A7' IO0' PHI2
		88	4 RAMN'
		89
		90
		91
		92
		93
		94
		95
		96
		97	1. A1 2 - - - High (Clock)
		98	2. A2 0 - - - High
		99	3. A3 4 - - - High
		100
		101	5. A5 12 - - - High
		102	6. A6 16 - - - High
		103	7. A7 20 - - - High
		104	8. IO0 24 - - - High
		105	9. RW 28 - - - High
		106	10. PHI2 32 - - - High
		107	11. EN 36 - - - High
		108	13. RDYN 38 - - - High (Enable)
		109	14. RAMN 34 - - - High
		110	15. WIO 31 56 8 2 Low
		111	16. RD 27 48 8 1 Low
		112	17. CWE 23 40 8 1 Low
		113	18. CRD - 32 8 1 Low
		114	19. WFF - 24 8 1 Low
		115	20. PIA 19 16 8 1 Low
		116	21. VDC 15 8 8 1 Low
		117	22. DBE 11 0 8 5 Low
		118	23. - 6 - - -
		119	---- ----
		120	64 13 (20%)
		121
		122
		123	I200 No fatal errors found in source code (device phase).
		124	I201 No warnings.
		125
		126
		127	OrCAD DEVICE
		128	Type: GAL20V8
		129
		130
		131
		132	L0000 10 01 10 11 01 11 01 11 01 11 10 11 10 11 10 11 11 11 01 11 *
		133	L0040 10 01 10 11 01 11 01 11 01 11 10 11 10 11 10 11 11 11 11 01 *
		134	L0080 10 10 10 11 01 11 01 11 01 11 10 11 10 11 11 11 11 11 01 11 *
		135	L0120 01 11 10 11 01 11 01 11 01 11 10 11 10 11 11 11 01 11 11 11 *
		136	L0160 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 *
		137	L0320 10 10 10 11 01 11 01 11 01 11 10 11 10 11 11 11 11 11 11 11 *
		138	L0640 01 11 10 11 01 11 01 11 01 11 10 11 10 11 11 11 11 11 11 11 *
		139	L0960 10 01 10 11 01 11 01 11 01 11 10 11 10 11 10 11 11 11 11 01 *
		140	L1280 10 10 10 11 01 11 01 11 01 11 10 11 10 11 01 11 11 11 01 11 *
		141	L1600 10 10 10 11 01 11 01 11 01 11 10 11 10 11 10 11 11 11 01 11 *
		142	L1920 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 01 11 11 11 *
		143	L2240 10 01 10 11 01 11 01 11 01 11 10 11 10 11 10 11 11 11 11 11 *
		144	L2280 10 10 10 11 01 11 01 11 01 11 10 11 10 11 11 11 11 11 11 11 *
		145	L2560 00 00 00 00 00 11 10 01 00 11 00 00 00 11 00 00 00 11 01 01 *
		146	L2600 00 10 00 00 00 10 00 00 00 10 00 00 00 10 00 00 00 00 00 00 *
		147	L2640 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
		148	L2680 11 11 11 11 11 11 11 11 11 11 11 11 10 *
		149	C44B6*
		150
		151	I202 5/31/13 11:13 am (Friday)
		152	I203 Memory usage 7K
		153	I204 Elapsed time 1 second
		154

Subversion Repositories MB01 Project

(root)/trunk/gal/20130517-MB01-VGA/PLD/#9005.LST – Rev 1