Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1 | - | 1 | OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#0053LL.PLD) |
2 | |||
3 | 1 || FILE: #0053LL.PLD |
||
4 | 2 || PROJ: 20120601 |
||
5 | 3 || PART: G26CV12-#0053 |
||
6 | 4 || |
||
7 | 5 || DEV : GAL26CV12 |
||
8 | 6 || |
||
9 | 7 || DESC: MASTER DECODER |
||
10 | 8 || |
||
11 | 9 | |
||
12 | 10 |GAL26CV12 |
||
13 | 11 | |
||
14 | 12 || INPUT |
||
15 | 13 | 1:A9, 2:A10, 3:A11, 4:A12, 5:A13, 6:A14, 8:A15, 9:A16, 10:A17, |
||
16 | 14 | 11:A18, 12:A19, 13:A20, 14:A21, 15:A22, 16:A23, 17:VMA, 18:RW, |
||
17 | 15 | 24:HIM, 25:X0E, 26:X1E, 27:XFE, 28:FWE, |
||
18 | 16 || OUTPUT |
||
19 | 17 | 19:FE, 20:CS0, 22:ME, 23:CSF |
||
20 | 18 | |
||
21 | 19 | ACTIVE-LOW: FE, CS0, ME, CSF |
||
22 | 20 | |
||
23 | 21 | |
||
24 | 22 | SIGNATURE: "0053LL " |
||
25 | 23 | |
||
26 | 24 || VERSIONE DEBUG/LOADER |
||
27 | 25 | |
||
28 | 26 || -------------------------------------------------------- |
||
29 | 27 || HIM -> MAPPA AREA 00FE00 - 00FFFF IN RAM INVECE CHE IN FLASH |
||
30 | 28 || X0E -> ABILITA EXTERN MEMORY (/CX0) IN BANCO 1 AREA 010000 - 011FFF (8K) |
||
31 | 29 || X1E -> ABILITA EXTERN MEMORY (/CX1) IN BANCO 1 AREA 012000 - 013FFF (8K) |
||
32 | 30 || XFE -> ABILITA FLASH MEMORY BANCHI F0/F7 AREA F00000 - F7FFFF |
||
33 | 31 || FWE -> ABILITA WRITE FLASH MEMORY |
||
34 | 32 || -------------------------------------------------------- |
||
35 | 33 || |
||
36 | 34 || /FE -> ABILITA FLASH MEMORY F00000 - F7FFFF (512K) |
||
37 | 35 || /ME -> ABILITA BANCHI RAM DA 4MB (ESCLUSO CSX, BK0) |
||
38 | 36 || BLOCCO F80000 - FFFFFF ABILITATO SE: |
||
39 | 37 || HIM = 1 AND XFE = 1 AND RW = 0 |
||
40 | 38 || HIM = 0 AND RW = 1 |
||
41 | 39 || /CS0 -> PRIMO BLOCCO 128K IN 00000 - 01FFFF (ESCLUSO IO) |
||
42 | 40 || /CSF -> BLOCCO FLASH IN F80000 - FFFFFF (512K) |
||
43 | 41 || READ ONLY IF HIM = 1 AND XFE = 1 |
||
44 | 42 || MAPPA 00FE00 - 00FFFF IN F8FE00 - F8FFFF SE HIM=0 E RW=1 |
||
45 | 43 || -------------------------------------------------------- |
||
46 | 44 || |
||
47 | 45 || ABILITAZIONE RAM RANGE 020000 - FFFFFF |
||
48 | 46 || B4MH -> BLOCCO 4MB 800000 - BFFFFF |
||
49 | 47 | B4MH = (VMA' & A23 & A22' ) |
||
50 | 48 || B2MH -> BLOCCO 2MB C00000 - DFFFFF |
||
51 | 49 | B2MH = (VMA' & A23 & A22 & A21' ) |
||
52 | 50 || B1MH -> BLOCCO 1MB E00000 - EFFFFF |
||
53 | 51 | B1MH = (VMA' & A23 & A22 & A21 & A20' ) |
||
54 | 52 || B5KA -> BLOCCO 512KB F00000 - F7FFFF (RAM SOLO SE XFE=0) |
||
55 | 53 | B5KA = (VMA' & A23 & A22 & A21 & A20 & A19' & XFE' & FWE') |
||
56 | 54 || B5KB -> BLOCCO 512KB F00000 - F7FFFF (RAM SOLO SE XFE=1, FWE=0, RW=0) |
||
57 | 55 | B5KB = (VMA' & A23 & A22 & A21 & A20 & A19' & XFE & FWE' & RW') |
||
58 | |||
59 | |||
60 | 58 | B6KW = (B6K & HIM' & RW' & FWE) |
||
61 | 59 | B6KWA = (B6K & RW' & FWE & XFE' & HIM) |
||
62 | 60 | B6RM = (B6KR # B6KW # B6KWA) |
||
63 | 61 || |
||
64 | 62 || B4ML -> BLOCCO 4MB 400000 - 7FFFFF |
||
65 | 63 | B4ML = (VMA' & A23' & A22 ) |
||
66 | 64 || B2ML -> BLOCCO 2MB 200000 - 3FFFFF |
||
67 | 65 | B2ML = (VMA' & A23' & A22' & A21 ) |
||
68 | 66 || B1ML -> BLOCCO 1MB 100000 - 1FFFFF |
||
69 | 67 | B1ML = (VMA' & A23' & A22' & A21' & A20 ) |
||
70 | 68 || B5KL -> BLOCCO 512KB 080000 - 0FFFFF |
||
71 | 69 | B5KL = (VMA' & A23' & A22' & A21' & A20' & A19 ) |
||
72 | 70 || |
||
73 | 71 || /ME -> ABILITAZIONE RAM RANGE 080000 - F7FFFF |
||
74 | 72 | MXH = (B4MH # B2MH # B1MH # B5KA # B5KB) |
||
75 | 73 | MXL = (B4ML # B2ML # B1ML # B5KL) |
||
76 | 74 | ME = (MXL # MXH # B6RM) |
||
77 | 75 || |
||
78 | 76 || -------------------------------------------------------- |
||
79 | 77 || |
||
80 | 78 | BANK0 = (A23' & A22' & A21' & A20' & A19' & A18' & A17' & A16' & VMA') |
||
81 | 79 | BANK1 = (A23' & A22' & A21' & A20' & A19' & A18' & A17' & A16 & VMA') |
||
82 | 80 || -------------------------------------------------------- |
||
83 | 81 || |
||
84 | 82 || B0M -> ABILITAZIONE RAM RANGE 000000 - 00FFFF (BANCO 0) |
||
85 | 83 || |
||
86 | 84 || BLOCCO 32K |
||
87 | 85 | RB0 = (BANK0 & A15' ) |
||
88 | 86 || BLOCCO 16K |
||
89 | 87 | RB1 = (BANK0 & A15 & A14' ) |
||
90 | 88 || BLOCCO 8K |
||
91 | 89 | RB2 = (BANK0 & A15 & A14 & A13' ) |
||
92 | 90 || BLOCCO 4K |
||
93 | 91 | RB3 = (BANK0 & A15 & A14 & A13 & A12' ) |
||
94 | 92 || BLOCCO 2K |
||
95 | 93 | RB4 = (BANK0 & A15 & A14 & A13 & A12 & A11' ) |
||
96 | 94 || BLOCCO 1K |
||
97 | 95 | RB5 = (BANK0 & A15 & A14 & A13 & A12 & A11 & A10') |
||
98 | 96 || ULTIMO BLOCCO 512B (00FE00 - 00FFFF) |
||
99 | 97 | RB7 = (BANK0 & A15 & A14 & A13 & A12 & A11 & A10 & A9) |
||
100 | 98 || RB7A -> RANGE 00FE00 - 00FFFF IN RAM SOLO SE HIM=1 |
||
101 | 99 | RB7A = (RB7 & HIM) |
||
102 | 100 || RB7B -> RANGE 00FE00 - 00FFFF IN RAM SOLO SE RW=0 |
||
103 | 101 | RB7B = (RB7 & RW') |
||
104 | 102 || |
||
105 | 103 | B0M = (RB0 # RB1 # RB2 # RB3 # RB4 # RB5 # RB7A # RB7B) |
||
106 | 104 || -------------------------------------------------------- |
||
107 | 105 || |
||
108 | 106 || B1M -> ABILITAZIONE RAM RANGE 010000 - 01FFFF (BANCO 1) |
||
109 | 107 || |
||
110 | 108 || B32KH -> BLOCCO 32KB 018000 - 01FFFF |
||
111 | 109 | B32KH = (BANK1 & A15) |
||
112 | 110 || B16KH -> BLOCCO 16KB 014000 - 017FFF |
||
113 | 111 | B16KH = (BANK1 & A15' & A14) |
||
114 | 112 || B08KL -> BLOCCO 8KB 010000 - 011FFF |
||
115 | 113 | B08KL = (BANK1 & A15' & A14' & A13' & X0E') |
||
116 | 114 || B08KH -> BLOCCO 8KB 012000 - 013FFF |
||
117 | |||
118 | |||
119 | 117 | B1M = (B32KH # B16KH # B08KL # B08KH) |
||
120 | 118 || -------------------------------------------------------- |
||
121 | 119 || |
||
122 | 120 || /CS0 -> ABILITAZIONE RAM RANGE 000000 - 01FFFF (BANCHI 0 & 1) |
||
123 | 121 | CS0 = (B0M # B1M) |
||
124 | 122 || -------------------------------------------------------- |
||
125 | 123 || |
||
126 | 124 || FS0 -> ABILITA FLASH RANGE F00000 - F7FFFF SOLO SE XFE=1 |
||
127 | 125 || FS0R -> ABILITA FLASH RANGE F00000 - F7FFFF SOLO LETTURA |
||
128 | 126 | FS0R = (A23 & A22 & A21 & A20 & A19' & VMA' & RW & XFE) |
||
129 | 127 || FS0W -> ABILITA FLASH RANGE F00000 - F7FFFF SOLO SCRITTURA (FWE=1) |
||
130 | 128 || FS0W = (A23 & A22 & A21 & A20 & A19' & VMA' & RW' & XFE & FWE) |
||
131 | 129 || |
||
132 | 130 || /FE -> ABILITAZIONE FLASH RANGE F00000 - F7FFFF |
||
133 | 131 || FE = (FS0R # FS0W) |
||
134 | 132 | FE = FS0R |
||
135 | 133 || -------------------------------------------------------- |
||
136 | 134 || |
||
137 | 135 || FS1 -> ABILITA FLASH RANGE F80000 - FFFFFF |
||
138 | 136 || FS1R -> ABILITA FLASH RANGE F80000 - FFFFFF SOLO LETTURA |
||
139 | 137 || FS1R = (A23 & A22 & A21 & A20 & A19 & VMA' & RW & HIM') |
||
140 | 138 || FS1W -> ABILITA FLASH RANGE F80000 - FFFFFF SOLO SCRITTURA (FWE=1) |
||
141 | 139 || FS1W = (A23 & A22 & A21 & A20 & A19 & VMA' & RW' & FWE & HIM) |
||
142 | 140 | FS1W = (A23 & A22 & A21 & A20 & A19' & VMA' & RW' & FWE & XFE) |
||
143 | 141 | FS2W = (A23 & A22 & A21 & A20 & A19' & VMA' & RW' & FWE & XFE') |
||
144 | 142 | FS1R = (A23 & A22 & A21 & A20 & A19' & VMA' & RW & FWE & XFE') |
||
145 | 143 || FS2R -> MAPPA RANGE 00FE00 - 00FFFF IN F8FE00 - F8FFFF (HIM=0, RW=1) |
||
146 | 144 | FS2R = (RB7 & RW & HIM') |
||
147 | 145 || |
||
148 | 146 || /CSF -> ABILITAZIONE FLASH RANGE F80000 - FFFFFF |
||
149 | 147 || CSF = (FS2R # FS1W) |
||
150 | 148 | CSF = (FS1R # FS2R # FS1W # FS2W) |
||
151 | |||
152 | |||
153 | I200 No fatal errors found in source code (logic phase). |
||
154 | I201 No warnings. |
||
155 | |||
156 | |||
157 | |||
158 | I203 Memory usage 137K |
||
159 | I204 Elapsed time 1 second |
||
160 | |||
161 | |||
162 | |||
163 | |||
164 | RESOLVED EXPRESSIONS (Reduction 0) |
||
165 | |||
166 | Signal name Row Terms |
||
167 | |||
168 | |||
169 | |||
170 | |||
171 | 52 A19' A20 A21 A22 A23 VMA' XFE' FWE' |
||
172 | |||
173 | 54 A19 A20' A21' A22' A23' VMA' |
||
174 | |||
175 | 56 A20 A21' A22' A23' VMA' |
||
176 | 57 A21' A22 A23 VMA' |
||
177 | 58 A21 A22' A23' VMA' |
||
178 | 59 A22' A23 VMA' |
||
179 | 60 A22 A23' VMA' |
||
180 | |||
181 | CS0 62 A9 A10 A11 A12 A13 A14 A15 A16' A17' A18' A19' |
||
182 | A20' A21' A22' A23' VMA' RW' |
||
183 | 63 A9 A10 A11 A12 A13 A14 A15 A16' A17' A18' A19' |
||
184 | A20' A21' A22' A23' VMA' HIM |
||
185 | 64 A10' A11 A12 A13 A14 A15 A16' A17' A18' A19' A20' |
||
186 | A21' A22' A23' VMA' |
||
187 | |||
188 | A22' A23' VMA' |
||
189 | 66 A12' A13 A14 A15 A16' A17' A18' A19' A20' A21' A22' |
||
190 | A23' VMA' |
||
191 | 67 A13' A14' A15' A16 A17' A18' A19' A20' A21' A22' A23' |
||
192 | VMA' X0E' |
||
193 | 68 A13 A14' A15' A16 A17' A18' A19' A20' A21' A22' A23' |
||
194 | VMA' X1E' |
||
195 | 69 A13' A14 A15 A16' A17' A18' A19' A20' A21' A22' A23' |
||
196 | VMA' |
||
197 | 70 A14' A15 A16' A17' A18' A19' A20' A21' A22' A23' VMA' |
||
198 | 71 A14 A15' A16 A17' A18' A19' A20' A21' A22' A23' VMA' |
||
199 | 72 A15' A16' A17' A18' A19' A20' A21' A22' A23' VMA' |
||
200 | 73 A15 A16 A17' A18' A19' A20' A21' A22' A23' VMA' |
||
201 | |||
202 | FE 75 A19' A20 A21 A22 A23 VMA' RW XFE |
||
203 | |||
204 | CSF 38 A9 A10 A11 A12 A13 A14 A15 A16' A17' A18' A19' |
||
205 | A20' A21' A22' A23' VMA' RW HIM' |
||
206 | 39 A19' A20 A21 A22 A23 VMA' RW' XFE' FWE |
||
207 | 40 A19' A20 A21 A22 A23 VMA' RW' XFE FWE |
||
208 | |||
209 | |||
210 | |||
211 | |||
212 | SIGNAL ASSIGNMENT |
||
213 | Rows |
||
214 | Pin Signal name Column -------------- Activity |
||
215 | Beg Avail Used |
||
216 | |||
217 | |||
218 | |||
219 | |||
220 | 4. A12 12 - - - High |
||
221 | 5. A13 16 - - - High |
||
222 | 6. A14 20 - - - High |
||
223 | 8. A15 24 - - - High |
||
224 | |||
225 | 10. A17 32 - - - High |
||
226 | 11. A18 36 - - - High |
||
227 | 12. A19 40 - - - High |
||
228 | 13. A20 44 - - - High |
||
229 | 14. A21 48 - - - High |
||
230 | 15. A22 50 112 9 0 High (Registered) |
||
231 | 16. A23 46 103 9 0 High (Registered) |
||
232 | 17. VMA 42 94 9 0 High (Registered) |
||
233 | 18. RW 38 85 9 0 High (Registered) |
||
234 | 19. FE 35 74 11 1 Low (Three-state) |
||
235 | 20. CS0 31 61 13 12 Low (Three-state) |
||
236 | 22. ME 27 48 13 12 Low (Three-state) |
||
237 | 23. CSF 23 37 11 4 Low (Three-state) |
||
238 | 24. HIM 18 28 9 0 High (Registered) |
||
239 | 25. X0E 14 19 9 0 High (Registered) |
||
240 | 26. X1E 10 10 9 0 High (Registered) |
||
241 | 27. XFE 6 1 9 0 High (Registered) |
||
242 | 28. FWE 2 - - - High |
||
243 | 29. - - 0 1 0 |
||
244 | 30. - - 121 1 0 |
||
245 | ---- ---- |
||
246 | 122 29 (24%) |
||
247 | |||
248 | |||
249 | I200 No fatal errors found in source code (device phase). |
||
250 | I201 No warnings. |
||
251 | |||
252 | |||
253 | OrCAD DEVICE |
||
254 | Type: GAL26CV12 |
||
255 | |||
256 | |||
257 | F0* |
||
258 | L1924 1111111111111111111111111111111111111111111111111111* |
||
259 | |||
260 | |||
261 | |||
262 | L2132 1101111011111111111111111111111111111101101001010101* |
||
263 | L2496 1111111111111111111111111111111111111111111111111111* |
||
264 | L2548 1101111011111111110111111111111111111110011001010101* |
||
265 | L2600 1110110111111111111111111111111111111110101001010101* |
||
266 | L2652 1101111111111111111011111111111111111110011001010101* |
||
267 | L2704 1110111011111111111111111111111111111111101001010101* |
||
268 | L2756 1111111111111111111111111111111111111101011001010101* |
||
269 | L2808 1111111111111111111111111111111111111111011010101010* |
||
270 | L2860 1111111111111111111111111111111111111111111010010101* |
||
271 | L2912 1111111111111111111111111111111111111111111001101010* |
||
272 | L2964 1111111111111111111111111111111111111111111011011001* |
||
273 | L3016 1111111111111111111111111111111111111111111011100110* |
||
274 | L3068 1111111111111111111111111111111111111111111011011110* |
||
275 | L3120 1111111111111111111111111111111111111111111011101101* |
||
276 | L3172 1111111111111111111111111111111111111111111111111111* |
||
277 | L3224 0111011101110111011101110111101110111010101010101010* |
||
278 | L3276 0111011101110111010101110111101110111011101010101010* |
||
279 | L3328 1111101101110111011101110111101110111011101010101010* |
||
280 | L3380 1111111110110111011101110111101110111011101010101010* |
||
281 | L3432 1111111111111011011101110111101110111011101010101010* |
||
282 | L3484 1111111111111110101110111011011110111011101010101010* |
||
283 | L3536 1111111111101111011110111011011110111011101010101010* |
||
284 | L3588 1111111111111111101101110111101110111011101010101010* |
||
285 | L3640 1111111111111111111110110111101110111011101010101010* |
||
286 | L3692 1111111111111111111101111011011110111011101010101010* |
||
287 | L3744 1111111111111111111111111011101110111011101010101010* |
||
288 | L3796 1111111111111111111111110111011110111011101010101010* |
||
289 | L3848 1111111111111111111111111111111111111111111111111111* |
||
290 | L3900 1111110111111111111111111111111111111101101001010101* |
||
291 | L6344 1111111101010101111111110011000000110000001101010011* |
||
292 | L6396 001101001100010011000010000000100000* |
||
293 | CB830* |
||
294 | |||
295 | I202 10/30/14 4:56 pm (Thursday) |
||
296 | I203 Memory usage 12K |
||
297 | I204 Elapsed time 1 second |
||
298 |