Subversion Repositories MB01 Project

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
1 - 1
OrCAD LOGIC COMPILER  v2.01 N 12/09/94  (Source file .\PLD\#0050.PLD)
2
 
3
  1  ||	FILE:	#0050.PLD
4
  2  ||	PROJ:	20120601
5
  3  ||	PART:	G22V10-#0050
6
  4  ||
7
  5  ||	DEV :	GAL22V10
8
  6  ||
9
  7  || 	DESC:	MASTER CLOCK
10
  8  ||
11
  9  |
12
 10  |GAL22V10
13
 11  |
14
 12  || INPUT
15
 13  |  1:CLK, 2:PD, 3:F2, 4:S0, 5:VPA, 6:VDA, 7:RES, 8:P2IN, 9:P1IN, 10:P0IN,
16
 14  |  11:P4IN, 13:RDY,
17
 15  || OUTPUT
18
 16  |  14:P2O, 15:Q0, 16:Q1, 17:Q2, 18:VMA, 19:ALE, 20:GOE,
19
 17  |  21:PHI1, 22:PHI0, 23:P4O
20
 18  |
21
 19  | ACTIVE-LOW: VMA
22
 20  |
23
 21  | SIGNATURE: "0050    "
24
 22  |
25
 23  || P2O -> CLOCK 02 CPU
26
 24  || CONNETTERE P0IN CON PHI0
27
 25  || CONNETTERE P1IN CON PHI1
28
 26  || CONNETTERE P4IN CON P4O
29
 27  ||
30
 28  || Q0 = 8M, Q1 = 4M, Q2 = 2M
31
 29  |  Q[2..0] = CLK // Q[2..0] + 1
32
 30  |  A = Q2 & F2'		|| 2MHz
33
 31  |  B = Q1 & F2		|| 4MHz
34
 32  |  PHI0 = (A # B)	|| FASE 0
35
 33  |  P4O = P0IN		|| FASE 0 RITARDATA
36
 34  || P0IN -> FASE 0 RITARDO T  (PD = 1)
37
 35  || P4IN -> FASE 0 RITARDO 2T (PD = 0)
38
 36  |  P2O = ((P0IN & PD) # (P4IN & PD'))
39
 37  |  PHI1 = P2IN'		|| FASE 1 RITARDATA RISPETTO A PHI2
40
 38  |  VMA  = ((VDA & RES) # (VPA & RES))
41
 39  |  ALE    = (RDY & P0IN' & P2IN')
42
 40  |  DBEA   = (RDY & P2IN' & S0)
43
 41  |  DBEB   = (RDY & P1IN  & S0')
44
 42  |  GOE    = (DBEA # DBEB)
45
 
46
 
47
 
48
I201  No warnings.
49
50
 
51
 
52
I203  Memory usage 81K
53
I204  Elapsed time 1 second
54
OrCAD DEVICE FITTER  v2.01   12/09/94  (Source file .\PLD\#0050.PLA)
55
 
56
57
 
58
 
59
 
60
 
61
62
 
63
                  85   Q0' Q2
64
 
65
66
Q1                99   Q0' Q1
67
                 100   Q0  Q1'
68
 
69
Q0               112   Q0'
70
71
 
72
                  12   F2  Q1
73
 
74
P4O                2   P0IN
75
76
 
77
                 124   PD  P0IN
78
 
79
PHI1              22   P2IN'
80
81
 
82
                  68   VDA  RES
83
 
84
ALE               50   P2IN' P0IN' RDY
85
86
 
87
                  36   S0  P2IN' RDY
88
 
89
90
91
 
92
 
93
 
94
 
95
96
  1.     CLK             0        -    -    -        High    (Clock)
97
  2.     PD              4        -    -    -        High
98
  3.     F2              8        -    -    -        High
99
 
100
  5.     VPA            16        -    -    -        High
101
  6.     VDA            20        -    -    -        High
102
  7.     RES            24        -    -    -        High
103
  8.     P2IN           28        -    -    -        High
104
  9.     P1IN           32        -    -    -        High
105
 10.     P0IN           36        -    -    -        High
106
 11.     P4IN           40        -    -    -        High
107
 13.     RDY            42        -    -    -        High
108
 14.     P2O            38      122    9    2        High    (Three-state)
109
 15.     Q0             35      111   11    1        High    (Registered)
110
 16.     Q1             31       98   13    2        High    (Registered)
111
 17.     Q2             27       83   15    3        High    (Registered)
112
 18.     VMA            23       66   17    2        Low     (Three-state)
113
 19.     ALE            18       49   17    1        High    (Three-state)
114
 20.     GOE            14       34   15    2        High    (Three-state)
115
 21.     PHI1           10       21   13    1        High    (Three-state)
116
 22.     PHI0            6       10   11    2        High    (Three-state)
117
 23.     P4O             2        1    9    1        High    (Three-state)
118
 25.     -               -        0    1    0
119
 26.     -               -      131    1    0
120
                                    ---- ----
121
                                     132   17  (13%)
122
123
124
I200  No fatal errors found in source code (device phase).
125
I201  No warnings.
126
 
127
 
128
OrCAD DEVICE
129
Type:       PAL22V10
130
 
131
 
132
 
133
L0044 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
134
L0088 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 *
135
L0440 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
136
L0484 11 11 11 11 10 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 *
137
L0528 11 11 11 11 01 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 *
138
L0924 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
139
L0968 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 *
140
L1496 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
141
L1540 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 11 01 11 11 11 11 01 *
142
L1584 11 11 11 11 11 11 01 11 11 11 11 11 11 11 10 11 11 11 11 11 11 01 *
143
L2156 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
144
L2200 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 10 11 11 01 *
145
L2904 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
146
L2948 11 11 11 11 11 11 11 11 01 11 11 11 01 11 11 11 11 11 11 11 11 11 *
147
L2992 11 11 11 11 11 11 11 11 11 11 01 11 01 11 11 11 11 11 11 11 11 11 *
148
L3652 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
149
L3696 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 10 11 10 11 11 11 11 *
150
L3740 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 01 11 11 11 11 *
151
L3784 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 01 11 11 11 11 11 11 *
152
L4312 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
153
L4356 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 01 11 11 11 11 *
154
L4400 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 10 11 11 11 11 *
155
L4884 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
156
L4928 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 11 *
157
L5368 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 *
158
L5412 11 11 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 *
159
L5456 11 11 01 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 11 *
160
L5808 11 11 11 11 11 01 10 10 10 11 *
161
C8E7A*
162
163
I202  7/5/12  7:08 pm  (Thursday)
164
I203  Memory usage 7K
165
I204  Elapsed time 1 second
166