Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1 | - | 1 | OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#0159.PLD) |
2 | |||
3 | 1 || FILE: #0159.PLD |
||
4 | 2 || PROJ: 20120600 |
||
5 | 3 || PART: G18V10-#0086 |
||
6 | 4 || |
||
7 | 5 || DEV : GAL18V10 |
||
8 | 6 || |
||
9 | 7 || DESC: FLAG REGISTER - KEYBOARD |
||
10 | 8 || |
||
11 | 9 |GAL18V10 |
||
12 | 10 | |
||
13 | 11 || INPUT |
||
14 | 12 | 1:KRS, 2:HWP, 3:HCN, 4:HCI, 5:SRP, 6:SSN, 7:SSI, 8:SSO, 9:SCO, 19:KBR, |
||
15 | 13 || OUTPUT |
||
16 | 14 | 11:DRQN, 12:DRQ, 13:NMIN, 14:NMI, 15:INTN, 16:INT, 17:OFFN, 18:OFF |
||
17 | 15 | |
||
18 | 16 | SIGNATURE: "0159 " |
||
19 | 17 | |
||
20 | 18 | |
||
21 | 19 | RES = KRS |
||
22 | 20 | |
||
23 | 21 ||------------------------------------------------------------------- |
||
24 | 22 || DRQN --> PIC - segnala al PIC quando HOST ha inviato un comando |
||
25 | 23 || 1: reset oppure PIC ha letto registro comando |
||
26 | 24 || 0: HOST scrive sul registro di comando |
||
27 | 25 || DRQ --> HOST - flag BUSY letto da HOST (PIC occupato) |
||
28 | 26 || 0: reset oppure PIC ha letto registro comando |
||
29 | 27 || 1: HOST scrive sul registro di comando |
||
30 | 28 || FLIP-FLOP SR per DRQ, DRQN |
||
31 | 29 | DRQ = (HWP & DRQN)' || DRQ -> 1, DRQN -> 0 |
||
32 | 30 | DRQN = (RES & SRP & DRQ)' || DRQ -> 0, DRQN -> 1 |
||
33 | 31 ||------------------------------------------------------------------- |
||
34 | 32 || NMIN --> HOST - PIC invia ad HOST un NMI |
||
35 | 33 || 1: reset oppure HOST ha azzerato il flag |
||
36 | 34 || 0: PIC attiva NMI |
||
37 | 35 || NMI --> PIC - flag attivazione NMI |
||
38 | 36 || 0: reset oppure HOST ha azzerato il flag |
||
39 | 37 || 1: PIC attiva NMI |
||
40 | 38 || FLIP-FLOP SR per NMI, NMIN |
||
41 | 39 | NMIN = (RES & HCN & NMI)' || NMI -> 0. NMIN -> 1 |
||
42 | 40 | NMI = (SSN & NMIN)' || NMI -> 1. NMIN -> 0 |
||
43 | 41 ||------------------------------------------------------------------- |
||
44 | 42 || INTN --> HOST - PIC invia ad HOST un INT |
||
45 | 43 || 1: reset oppure HOST ha azzerato il flag |
||
46 | 44 || 0: PIC attiva INT |
||
47 | 45 || INT --> PIC - flag attivazione INT |
||
48 | 46 || 0: reset oppure HOST ha azzerato il flag |
||
49 | 47 || 1: PIC attiva INT |
||
50 | 48 || FLIP-FLOP SR per INT, INTN |
||
51 | 49 | INTN = (RES & HCI & INT)' || INT -> 0, INTN -> 1 |
||
52 | 50 | INT = (SSI & INTN)' || INT -> 1, INTN -> 0 |
||
53 | 51 ||------------------------------------------------------------------- |
||
54 | 52 || OFF --> 1: reset oppure PIC abilita SSO |
||
55 | 53 || 0: PIC abilita SCO |
||
56 | 54 || OFFN --> 1: PIC abilita SCO |
||
57 | 55 || 0: reset oppure PIC abilita SSO |
||
58 | |||
59 | |||
60 | |||
61 | |||
62 | |||
63 | |||
64 | |||
65 | |||
66 | I202 7/24/12 11:28 am (Tuesday) |
||
67 | |||
68 | |||
69 | OrCAD DEVICE FITTER v2.01 12/09/94 (Source file .\PLD\#0159.PLA) |
||
70 | |||
71 | |||
72 | |||
73 | RESOLVED EXPRESSIONS (Reduction 0) |
||
74 | |||
75 | |||
76 | |||
77 | |||
78 | 70 DRQN' |
||
79 | |||
80 | DRQN 78 KRS' |
||
81 | |||
82 | 80 DRQ' |
||
83 | |||
84 | |||
85 | 61 HCN' |
||
86 | 62 NMI' |
||
87 | |||
88 | |||
89 | 39 HCI' |
||
90 | 40 INT' |
||
91 | |||
92 | |||
93 | 12 SSO' |
||
94 | 13 KBR' |
||
95 | 14 OFFN' |
||
96 | |||
97 | NMI 49 SSN' |
||
98 | 50 NMIN' |
||
99 | |||
100 | INT 29 SSI' |
||
101 | |||
102 | |||
103 | OFFN 20 SCO' |
||
104 | |||
105 | |||
106 | |||
107 | |||
108 | SIGNAL ASSIGNMENT |
||
109 | Rows |
||
110 | |||
111 | |||
112 | |||
113 | |||
114 | 2. HWP 4 - - - High |
||
115 | 3. HCN 8 - - - High |
||
116 | 4. HCI 12 - - - High |
||
117 | 5. SRP 16 - - - High |
||
118 | |||
119 | 7. SSI 24 - - - High |
||
120 | 8. SSO 28 - - - High |
||
121 | 9. SCO 34 86 9 0 High (Registered) |
||
122 | 11. DRQN 32 77 9 3 High (Three-state) |
||
123 | 12. DRQ 30 68 9 2 High (Three-state) |
||
124 | 13. NMIN 26 59 9 3 High (Three-state) |
||
125 | 14. NMI 22 48 11 2 High (Three-state) |
||
126 | 15. INTN 18 37 11 3 High (Three-state) |
||
127 | 16. INT 14 28 9 2 High (Three-state) |
||
128 | 17. OFFN 10 19 9 2 High (Three-state) |
||
129 | 18. OFF 6 10 9 4 High (Three-state) |
||
130 | 19. KBR 2 1 9 0 High (Registered) |
||
131 | 21. - - 0 1 0 |
||
132 | 22. - - 95 1 0 |
||
133 | ---- ---- |
||
134 | 96 21 (22%) |
||
135 | |||
136 | |||
137 | I200 No fatal errors found in source code (device phase). |
||
138 | I201 No warnings. |
||
139 | |||
140 | |||
141 | |||
142 | |||
143 | * |
||
144 | QP20* QF3540* QV1024* |
||
145 | |||
146 | |||
147 | |||
148 | L0432 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 * |
||
149 | L0468 11 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
150 | L0504 11 11 11 11 11 10 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
151 | L0684 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
152 | L0720 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 * |
||
153 | L0756 11 11 11 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
154 | L1008 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
155 | L1044 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 * |
||
156 | L1080 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 * |
||
157 | L1332 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
158 | L1368 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
159 | L1404 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 11 11 11 * |
||
160 | L1440 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 11 11 * |
||
161 | L1728 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
162 | L1764 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 * |
||
163 | L1800 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 * |
||
164 | L2124 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
165 | L2160 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
166 | L2196 11 11 11 11 10 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
167 | L2232 11 11 11 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 * |
||
168 | L2448 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
169 | L2484 11 11 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
170 | L2520 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 * |
||
171 | L2772 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
172 | L2808 10 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
173 | L2844 11 11 11 11 11 11 11 11 10 11 11 11 11 11 11 11 11 11 * |
||
174 | L2880 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 10 11 11 * |
||
175 | L3456 11 11 11 11 11 11 11 11 11 11 00 11 00 00 00 11 00 01 * |
||
176 | L3492 00 11 01 01 00 11 10 01 00 10 00 00 00 10 00 00 00 10 * |
||
177 | L3528 00 00 00 10 00 00 * |
||
178 | C83FE* |
||
179 | |||
180 | I202 7/24/12 11:29 am (Tuesday) |
||
181 | I203 Memory usage 6K |
||
182 | I204 Elapsed time 1 second |
||
183 |