Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1 | - | 1 | OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#0155C.PLD) |
2 | |||
3 | 1 || FILE: #0155.PLD |
||
4 | 2 || PROJ: 20120600 |
||
5 | 3 || PART: G16V8-#0155 |
||
6 | 4 || |
||
7 | 5 || DEV : GAL16V8 |
||
8 | 6 || |
||
9 | 7 || DESC: DECODER ATA 0/1 |
||
10 | 8 || |
||
11 | 9 | |
||
12 | 10 |GAL16V8 |
||
13 | 11 | |
||
14 | 12 || INPUT |
||
15 | 13 | 1:A0, 2:A1, 3:A2, 4:A3, 5:RW, 6:PHI2, 7:ATA, 8:-, 9:-, 11:PHI0, |
||
16 | 14 || OUTPUT |
||
17 | 15 | 12:HWO, 13:HWC, 14:GA, 15:IOR, 16:IOW, 17:CS0, 18:CS1, 19:HRD |
||
18 | 16 | |
||
19 | 17 | ACTIVE-LOW: HWC, HWO, HRD, CS0, CS1, GA, IOR, IOW |
||
20 | 18 | |
||
21 | 19 | PROPERTY:"SIMPLE" |
||
22 | 20 | |
||
23 | 21 | SIGNATURE: "0155C " |
||
24 | 22 | |
||
25 | 23 || -------------------------------------------------------- |
||
26 | 24 || INDIRIZZO I/O ATA |
||
27 | 25 | IOA = (ATA') |
||
28 | 26 || -------------------------------------------------------- |
||
29 | 27 || ATAA => XXX0 - XXX7 |
||
30 | 28 | ATAA = (IOA & A3') |
||
31 | 29 || ATAB => XXXE - XXXF |
||
32 | 30 | ATAB = (IOA & A3 & A2 & A1) |
||
33 | 31 || REGISTRO HIGH DATA ATA => XXXC |
||
34 | 32 | HDA0 = (IOA & A3 & A2 & A1' & A0') |
||
35 | 33 || REGISTRO DATI 16 BIT ATA => XXX0 |
||
36 | 34 | RDR0 = (ATAA & A2' & A1' & A0') |
||
37 | 35 || -------------------------------------------------------- |
||
38 | 36 || CONTROLLO ATA |
||
39 | 37 || CS0 => XXX0 - XXX7 |
||
40 | 38 | CS0 = ATAA |
||
41 | 39 || CS1 => XXXE - XXXF |
||
42 | 40 | CS1 = ATAB |
||
43 | 41 | ATAX = (ATAA # ATAB) |
||
44 | 42 | GA = ATAX |
||
45 | 43 || -------------------------------------------------------- |
||
46 | 44 || SEGNALI ATA IOR, IOW |
||
47 | 45 || IOR, IOW SINCRONIZZATI CON PHI2 |
||
48 | 46 | RD1 = (ATAX & RW & PHI2) |
||
49 | 47 | WR1 = (ATAX & RW' & PHI2 & PHI0) |
||
50 | 48 | IOR = RD1 |
||
51 | 49 | IOW = WR1 |
||
52 | 50 || -------------------------------------------------------- |
||
53 | 51 || CONTROLLO REGISTRO HIGH ATA |
||
54 | 52 || HWC => WRITE XXXC (comando clock) |
||
55 | 53 | HWC = (HDA0 & RW' & PHI0) |
||
56 | 54 || HRD => READ XXXC |
||
57 | 55 | HRD = (HDA0 & RW) |
||
58 | |||
59 | |||
60 | |||
61 | |||
62 | |||
63 | |||
64 | |||
65 | |||
66 | I202 7/18/16 11:37 am (Monday) |
||
67 | |||
68 | |||
69 | OrCAD DEVICE FITTER v2.01 12/09/94 (Source file .\PLD\#0155C.PLA) |
||
70 | |||
71 | I289 Simple GAL architecture selected. |
||
72 | |||
73 | |||
74 | |||
75 | |||
76 | |||
77 | |||
78 | |||
79 | |||
80 | |||
81 | 41 A3' ATA' |
||
82 | |||
83 | CS1 8 A1 A2 A3 ATA' |
||
84 | |||
85 | IOR 32 A1 A2 A3 RW PHI2 ATA' |
||
86 | 33 A3' RW PHI2 ATA' |
||
87 | |||
88 | IOW 24 A1 A2 A3 RW' PHI2 ATA' PHI0 |
||
89 | |||
90 | |||
91 | HWC 48 A0' A1' A2 A3 RW' ATA' PHI0 |
||
92 | |||
93 | HRD 0 A0' A1' A2 A3 RW ATA' |
||
94 | |||
95 | |||
96 | |||
97 | |||
98 | |||
99 | |||
100 | Rows |
||
101 | |||
102 | |||
103 | |||
104 | |||
105 | 2. A1 0 - - - High |
||
106 | 3. A2 4 - - - High |
||
107 | 4. A3 8 - - - High |
||
108 | 5. RW 12 - - - High |
||
109 | |||
110 | 7. ATA 20 - - - High |
||
111 | 8. - 24 - - - |
||
112 | 9. - 28 - - - |
||
113 | 11. PHI0 30 - - - High (Enable) |
||
114 | 12. HWO 27 56 8 1 Low |
||
115 | 13. HWC 23 48 8 1 Low |
||
116 | 14. GA 19 40 8 2 Low |
||
117 | 15. IOR 1 32 8 2 Low |
||
118 | 16. IOW 1 24 8 2 Low |
||
119 | 17. CS0 15 16 8 1 Low |
||
120 | 18. CS1 11 8 8 1 Low |
||
121 | 19. HRD 7 0 8 1 Low |
||
122 | ---- ---- |
||
123 | 64 11 (17%) |
||
124 | |||
125 | |||
126 | I200 No fatal errors found in source code (device phase). |
||
127 | I201 No warnings. |
||
128 | |||
129 | |||
130 | |||
131 | |||
132 | * |
||
133 | QP20* QF2194* QV1024* |
||
134 | |||
135 | |||
136 | |||
137 | L0512 11 11 11 11 10 11 11 11 11 11 10 11 11 11 11 11 * |
||
138 | L0768 01 11 01 11 01 11 10 11 01 11 10 11 11 11 11 01 * |
||
139 | L0800 11 11 11 11 10 11 10 11 01 11 10 11 11 11 11 01 * |
||
140 | L1024 01 11 01 11 01 11 01 11 01 11 10 11 11 11 11 11 * |
||
141 | L1056 11 11 11 11 10 11 01 11 01 11 10 11 11 11 11 11 * |
||
142 | L1280 01 11 01 11 01 11 11 11 11 11 10 11 11 11 11 11 * |
||
143 | L1312 11 11 11 11 10 11 11 11 11 11 10 11 11 11 11 11 * |
||
144 | L1536 10 10 01 11 01 11 10 11 11 11 10 11 11 11 11 01 * |
||
145 | L1792 10 10 10 11 10 11 10 11 11 11 10 11 11 11 11 11 * |
||
146 | L2048 00 00 00 00 00 11 00 00 00 11 00 01 00 11 01 01 * |
||
147 | L2080 00 11 01 01 01 00 00 11 00 10 00 00 00 10 00 00 * |
||
148 | L2112 00 10 00 00 00 00 00 00 11 11 11 11 11 11 11 11 * |
||
149 | L2144 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
150 | L2176 11 11 11 11 11 11 11 11 10 * |
||
151 | C3305* |
||
152 | |||
153 | I202 7/18/16 11:37 am (Monday) |
||
154 | I203 Memory usage 6K |
||
155 | I204 Elapsed time 1 second |
||
156 |