Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | - | 1 | OrCAD LOGIC COMPILER v2.01 N 12/09/94 (Source file .\PLD\#0152.PLD) |
| 2 | |||
| 3 | 1 || FILE: #0152.PLD |
||
| 4 | 2 || PROJ: 20120600 |
||
| 5 | 3 || PART: G16V8-#0152 |
||
| 6 | 4 || |
||
| 7 | 5 || DEV : GAL16V8 |
||
| 8 | 6 || |
||
| 9 | 7 || DESC: RDY CPU CONTROL |
||
| 10 | 8 || |
||
| 11 | 9 | |
||
| 12 | 10 |GAL16V8A |
||
| 13 | 11 | |
||
| 14 | 12 || INPUT |
||
| 15 | 13 | 1:WAIT, 2:PHI2, 3:RDY0, 4:RDY1, 5:RDY2, 6:RDY3, 7:RDY4, 8:RDY5, 9:RDY6, |
||
| 16 | 14 | 11:RDY7, 12:RDY8N, 13:RDY9, 14:RDY10, |
||
| 17 | 15 || OUTPUT |
||
| 18 | 16 | 15:BRDY, 16:P2, 17:J, 18:PHI2N, 19:K |
||
| 19 | 17 | |
||
| 20 | 18 || |
||
| 21 | 19 | ACTIVE-LOW: J, PHI2N |
||
| 22 | 20 | |
||
| 23 | 21 | PROPERTY: "SIMPLE" |
||
| 24 | 22 | |
||
| 25 | 23 | SIGNATURE: "0152 " |
||
| 26 | 24 | |
||
| 27 | 25 | RDYA = (RDY0 & RDY1 & RDY2 & RDY3 & RDY4) |
||
| 28 | 26 | RDYB = (RDY5 & RDY6 & RDY7 & RDY8N' & RDY9 & RDY10) |
||
| 29 | 27 | BRDY = (RDYA & RDYB) |
||
| 30 | 28 | P2 = PHI2 |
||
| 31 | 29 || -------------------------------------------------------- |
||
| 32 | 30 || SEGNALI COMANDO FLIP-FLOP WAIT |
||
| 33 | 31 | PHI2N = PHI2 |
||
| 34 | 32 || COMANDO J,K |
||
| 35 | 33 | DATA = (RDY8N # WAIT) |
||
| 36 | 34 | J = DATA |
||
| 37 | 35 | K = DATA |
||
| 38 | |||
| 39 | |||
| 40 | |||
| 41 | I201 No warnings. |
||
| 42 | |||
| 43 | |||
| 44 | |||
| 45 | I203 Memory usage 76K |
||
| 46 | I204 Elapsed time 1 second |
||
| 47 | OrCAD DEVICE FITTER v2.01 12/09/94 (Source file .\PLD\#0152.PLA) |
||
| 48 | |||
| 49 | I289 Simple GAL architecture selected. |
||
| 50 | |||
| 51 | |||
| 52 | |||
| 53 | |||
| 54 | |||
| 55 | |||
| 56 | |||
| 57 | RDY9 RDY10 |
||
| 58 | |||
| 59 | P2 24 PHI2 |
||
| 60 | |||
| 61 | |||
| 62 | |||
| 63 | |||
| 64 | 17 RDY8N |
||
| 65 | |||
| 66 | K 0 WAIT |
||
| 67 | 1 RDY8N |
||
| 68 | |||
| 69 | |||
| 70 | |||
| 71 | |||
| 72 | |||
| 73 | |||
| 74 | |||
| 75 | |||
| 76 | 1. WAIT 2 - - - High (Clock) |
||
| 77 | 2. PHI2 0 - - - High |
||
| 78 | 3. RDY0 4 - - - High |
||
| 79 | |||
| 80 | 5. RDY2 12 - - - High |
||
| 81 | 6. RDY3 16 - - - High |
||
| 82 | 7. RDY4 20 - - - High |
||
| 83 | 8. RDY5 24 - - - High |
||
| 84 | 9. RDY6 28 - - - High |
||
| 85 | 11. RDY7 30 - - - High (Enable) |
||
| 86 | 12. RDY8N 26 56 8 0 High |
||
| 87 | 13. RDY9 22 48 8 0 High |
||
| 88 | 14. RDY10 18 40 8 0 High |
||
| 89 | 15. BRDY 0 32 8 1 High |
||
| 90 | 16. P2 0 24 8 1 High |
||
| 91 | 17. J 15 16 8 2 Low |
||
| 92 | 18. PHI2N 11 8 8 1 Low |
||
| 93 | 19. K 6 0 8 2 High |
||
| 94 | ---- ---- |
||
| 95 | 64 7 (11%) |
||
| 96 | |||
| 97 | |||
| 98 | I200 No fatal errors found in source code (device phase). |
||
| 99 | I201 No warnings. |
||
| 100 | |||
| 101 | |||
| 102 | OrCAD DEVICE |
||
| 103 | Type: GAL16V8 |
||
| 104 | |||
| 105 | |||
| 106 | |||
| 107 | L0000 11 01 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
| 108 | L0032 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 * |
||
| 109 | L0256 01 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
| 110 | L0512 11 01 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
| 111 | L0544 11 11 11 11 11 11 11 11 11 11 11 11 11 01 11 11 * |
||
| 112 | L0768 01 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
| 113 | L1024 11 11 01 11 01 11 01 11 01 01 01 01 01 10 01 01 * |
||
| 114 | L2048 10 01 11 11 00 11 00 00 00 11 00 01 00 11 01 01 * |
||
| 115 | L2080 00 11 00 10 00 10 00 00 00 10 00 00 00 10 00 00 * |
||
| 116 | L2112 00 10 00 00 00 00 01 11 11 11 11 11 11 11 11 11 * |
||
| 117 | L2144 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 * |
||
| 118 | L2176 11 11 11 11 11 11 11 11 10 * |
||
| 119 | C2675* |
||
| 120 | |||
| 121 | I202 7/24/12 11:17 am (Tuesday) |
||
| 122 | I203 Memory usage 5K |
||
| 123 | I204 Elapsed time 1 second |
||
| 124 |