Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | - | 1 | Address Value Field Category Setting |
| 2 | |||
| 3 | 300001 04 OSC Oscillator Selection bits EC oscillator, CLKO function on RA6 |
||
| 4 | FCMEN Fail-Safe Clock Monitor Enable bit Fail-Safe Clock Monitor disabled |
||
| 5 | IESO Internal/External Oscillator Switchover bitOscillator Switchover mode disabled |
||
| 6 | 300002 18 PWRT Power-up Timer Enable bit PWRT enabled |
||
| 7 | BOREN Brown-out Reset Enable bits Brown-out Reset disabled in hardware and software |
||
| 8 | BORV Brown Out Reset Voltage bits Minimum setting |
||
| 9 | 300003 1E WDT Watchdog Timer Enable bit WDT disabled (control is placed on the SWDTEN bit) |
||
| 10 | WDTPS Watchdog Timer Postscale Select bits 1:32768 |
||
| 11 | 300005 81 CCP2MX CCP2 MUX bit CCP2 input/output is multiplexed with RC1 |
||
| 12 | PBADEN PORTB A/D Enable bit PORTB<4:0> pins are configured as digital I/O on Reset |
||
| 13 | LPT1OSC Low-Power Timer1 Oscillator Enable bit Timer1 configured for higher power operation |
||
| 14 | MCLRE MCLR Pin Enable bit MCLR pin enabled; RE3 input pin disabled |
||
| 15 | 300006 01 STVREN Stack Full/Underflow Reset Enable bit Stack full/underflow will cause Reset |
||
| 16 | LVP Single-Supply ICSP Enable bit Single-Supply ICSP disabled |
||
| 17 | XINST Extended Instruction Set Enable bit Instruction set extension and Indexed Addressing mode disabled (Legacy mode) |
||
| 18 | 300008 0F CP0 Code Protection bit Block 0 (000800-001FFFh) not code-protected |
||
| 19 | CP1 Code Protection bit Block 1 (002000-003FFFh) not code-protected |
||
| 20 | 300009 C0 CPB Boot Block Code Protection bit Boot block (000000-0007FFh) not code-protected |
||
| 21 | CPD Data EEPROM Code Protection bit Data EEPROM not code-protected |
||
| 22 | 30000A 0F WRT0 Write Protection bit Block 0 (000800-001FFFh) not write-protected |
||
| 23 | WRT1 Write Protection bit Block 1 (002000-003FFFh) not write-protected |
||
| 24 | 30000B E0 WRTC Configuration Register Write Protection bitConfiguration registers (300000-3000FFh) not write-protected |
||
| 25 | WRTB Boot Block Write Protection bit Boot block (000000-0007FFh) not write-protected |
||
| 26 | WRTD Data EEPROM Write Protection bit Data EEPROM not write-protected |
||
| 27 | 30000C 0F EBTR0 Table Read Protection bit Block 0 (000800-001FFFh) not protected from table reads executed in other blocks |
||
| 28 | EBTR1 Table Read Protection bit Block 1 (002000-003FFFh) not protected from table reads executed in other blocks |
||
| 29 | 30000D 40 EBTRB Boot Block Table Read Protection bit Boot block (000000-0007FFh) not protected from table reads executed in other blocks |